



# EMIF10-1K010F1

A.S.D.<sup>TM</sup>

## EMI FILTER INCLUDING ESD PROTECTION

### MAIN APPLICATIONS


Where EMI filtering in ESD sensitive equipment is required:

- Computers and printers
- Communication systems
- Mobile phones
- MCU Boards

### DESCRIPTION

The EMIF10-1K010F1 is a highly integrated device designed to suppress EMI / RFI noise in all systems subjected to electromagnetic interferences. The EMIF10 flip-chip packaging means the package size is equal to the die size. That's why EMIF10-1K010F1 is a very small device.

Additionally, this filter includes an ESD protection circuitry which prevents the protected device from destruction when subjected to ESD surges up to 15 kV.




Flip Chip package


### BENEFITS

- EMI symmetrical (I/O) low-pass filter
- High efficiency in EMI filtering
- Very low PCB space consuming: 2.6 x 2.6 mm<sup>2</sup>
- Very thin package: 0.65 mm
- High efficiency in ESD suppression on both input & output PINS (IEC61000-4-2 level 4).
- High reliability offered by monolithic integration
- High reducing of parasitic elements through integration & wafer level packaging.

### BASIC CELL CONFIGURATION



### PIN CONFIGURATION (Ball Side)



<sup>TM</sup> : ASD is a trademark of STMicroelectronics.

# EMIF10-1K010F1


## COMPLIES WITH FOLLOWING STANDARD:

IEC61000-4-2 level 4 15 KV (air discharge)  
8 kV (contact discharge)


on input & output pins

MIL STD 883C - Method 3015-6 Class 3


### Filtering Behavior



### ESD response to IEC61000-4-2 (16kV Air Discharge)



### Capacitance versus reverse applied voltage.




**ABSOLUTE MAXIMUM RATINGS** ( $T_{amb} = 25\text{ }^{\circ}\text{C}$ )

Symbol	Parameter and test conditions	Value	Unit
$V_{PP}$	ESD discharge IEC61000-4-2, air discharge ESD discharge IEC61000-4-2, contact discharge MIL STD 883C Method 3015-6	15 8 25	kV
$T_j$	Junction temperature	125	$^{\circ}\text{C}$
$T_{op}$	Operating temperature range	-40 to +85	$^{\circ}\text{C}$
$T_{stg}$	Storage temperature range	-55 to +150	$^{\circ}\text{C}$

**ELECTRICAL CHARACTERISTICS** ( $T_{amb} = 25\text{ }^{\circ}\text{C}$ )

Symbol	Parameters
$V_{BR}$	Breakdown voltage
$I_{RM}$	Leakage current @ $V_{RM}$
$V_{RM}$	Stand-off voltage
$V_{CL}$	Clamping voltage
$R_d$	Dynamic impedance
$I_{PP}$	Peak pulse current
$R_{I/O}$	Series resistance between Input & Output
$C_{in}$	Input capacitance per line



Symbol	Test conditions	Min	Typ	Max	Unit
$V_{BR}$	$I_R = 1\text{ mA}$	6	8	10	V
$I_{RM}$	$V_{RM} = 3\text{ V}$ per line			500	nA
$R_d$	$I_{PP} = 10\text{ A}$ , $t_p = 2.5\text{ }\mu\text{s}$ (see note 1)		1		$\Omega$
$R_{I/O}$		900	1000	1100	$\Omega$
Cline	At 0V bias	80	100	120	pF

**Note 1:** To calculate the ESD residual voltage, please refer to the paragraph "ESD PROTECTION" on page 5.

# EMIF10-1K010F1

## TECHNICAL INFORMATION

### FREQUENCY BEHAVIOR

The EMIF10-1K010F1 is firstly designed as an EMI / RFI filter. This low-pass filter is characterized by the following parameters:

- Cut-off frequency
- Insertion loss
- High frequency

Figure A1 gives these parameters, in particular the signal rejection at the GSM frequency:

- 25dB @ 900Mhz
- 14dB @ 1800Mhz

Fig. A1: Frequency response curve





Fig. A2: Measurements conditions




## ESD PROTECTION

In addition with the filtering the EMIF10-1K010F1 is particularly optimized to perform ESD protection. ESD protection is based on the use of device which clamps at:

$$V_{cl} = V_{br} + R_d \cdot I_{pp}$$

This protection function is splitted in 2 stages. As shown in Figure A3, the ESD strikes are clamped by the first stage S1 and then its remaining overvoltage is applied to the second stage through the resistor R. Such a configuration makes the output voltage very low at the Vout level.

Fig. A3: ESD clamping behavior



To have a good approximation of the remaining voltages at both Vin and Vout stages, we give the typical dynamic resistance value Rd. By taking into account these following hypothesis :  $R \gg R_d$ ,  $R_g \gg R_d$  and  $R_{load} \gg R_d$ , it gives these formulas:

$$V_{input} = \frac{R_g \cdot V_{br} + R_d \cdot V_g}{R_g}$$

$$V_{output} = \frac{R \cdot V_{br} + R_d \cdot V_{in}}{R}$$

The results of the calculation done for an IEC 1000-4-2 Level 4 Contact Discharge surge ( $V_g=8kV$ ,  $R_g=330\Omega$ ) and  $V_{br}=7V$  (typ.) give:

$$V_{input} = 31.24V$$

$$V_{output} = 7.03V$$

This confirms the very low remaining voltage across the device to be protected. It is also important to note that in this approximation the parasitic inductance effect was not taken into account. This could be few tenths of volts during few ns at the Vin side. This parasitic effect is not present at the Vout side due the low current involved after the series resistance R.

LATCH-UP PHENOMENA

The early ageing and destruction of IC's is often due to latch-up phenomena which mainly induced by dV/dt. Thanks to its RC structure, the EMIF10-1K010F1 provides a high immunity to latch-up by integration of fast edges. (Please refer to the response of the EMIF10-1K010F1 to a 3 ns edge on Fig. A9)

The measurements done here after show very clearly (Fig. A5a & A5b) the high efficiency of the ESD protection :

- almost no influence of the parasitic inductances on Vout stage
- Vout clamping voltage very close to Vbr for positive surge and close to ground for negative one

Fig. A4: Measurement conditions






Fig.A5: Remaining voltage at both stages S1 (Vin1) and S2 (Vout1) during ESD surge



Please note that the EMIF10-1K010F1 is not only acting for positive ESD surges but also for negative ones. For negatives surges, it clamps close to ground voltage as shown in Fig. A5b.

**Note:** Dynamic resistance measurement

**Fig. A6:** Rd measurement current wave




As the value of the dynamic resistance remains stable for a surge duration lower than 20 μs, the 2.5 μs rectangular surge is well adapted. In addition both rise and fall times are optimized to avoid any parasitic phenomenon during the measurement of Rd

## CROSTALK BEHAVIOR

### 1 - Crosstalk phenomena

**Fig. A7:** Crosstalk phenomena



The crosstalk phenomena are due to the coupling between 2 lines. The coupling factor ( $\beta_{12}$  or  $\beta_{21}$ ) increases when the gap across lines decreases, particularly in silicon dice.

In the example above the expected signal on load  $R_{L2}$  is  $\alpha_2 V_{G2}$ , in fact the actual voltage at this point has got an extra value  $\beta_{21} V_{G1}$ . This part of the  $V_{G1}$  signal represents the effect of the crosstalk phenomenon of the line 1 on the line 2.

This phenomenon has to be taken into account when the drivers impose fast digital data or high frequency analog signals in the disturbing line. The perturbed line will be more affected if it works with low voltage signal or high load impedance (few kW). The following chapters give the value of both digital and analog crosstalk.

2 - Digital Crosstalk

Fig. A8: Digital crosstalk measurement





Figure A8 shows the measurement circuit used to quantify the crosstalk effect in a classical digital application.

Figure A9 shows that in such a condition signal from 0 to 5V and rise time of few ns, the impact on the disturbed line is less than 40mV peak to peak. No data disturbance was noted on the concerned line.

The measurements performed with falling edges gives an impact within the same range.

Fig. A9: Digital crosstalk results





3 - Analog Crosstalk

Fig. A10: Analog crosstalk measurement




Fig. A11: Typical analog crosstalk results





Figure A10 gives the measurement circuit for the analog application. In Figure A11, the curve shows the effect of cell I1/O1 on cell I2/O2. In usual frequency range of analog signals (up to 100MHz) the effect on disturbed line is less than -47 dB.

4 - Spice model

Fig. A12: Spice model of one EMIF01 cell



**Note:** this model is available for an ambient temperature of 27°C.

Fig. A13: Diodes Spice parameters

	DZ
BV	7
Cjo	50p
IBV	1m
IKF	1000
IS	10E-15
ISR	100p
N	1
M	0.3333
RS	1
VJ	0.6
TT	100n

Fig. A14: Spice simulation: IEC 1000-4-2 Level 4 Contact Discharge response





Fig. A15: Comparison between PSpice simulation and measured frequency response.



5 - Aplac model

Fig. A16: Aplac model of one EMIF10 cell.




Fig. A17: Aplac model of bump connections.





Fig. A18: Aplac model of ground connections.




# EMIF01-1K010F1


**Fig. A19:** Apla model parameters.

aplaivar Cz 57pF	Demif10 diodes model
aplaivar Rseries 960	BV=7
aplaivar cap_line 0.8pF	IBV=1m
aplaivar Ls 0.6nH	CJO=Cz
aplaivar Rbump 50m	M=0.3333
aplaivar Lbump 50pH	RS=1
aplaivar Rs 0.15	VJ=0.6
aplaivar Csubump 1.5pF	TT=100n
aplaivar Rsubump 0.15	
aplaivar Rsub 0.1	
aplaivar lhole 1.2nH opt	
aplaivar Rhole 0.15	
aplaivar cap_hole 0.15pF	
aplaivar Rgnd 0.25	
aplaivar lgnd 0.4nH	

**Fig. A20:** Comparison between Apla simulation and measured frequency response.




## ORDERING CODE




# EMIF10-1K010F1

## PACKAGE MECHANICAL DATA

### DIE SIZE




All dimensions in  $\mu\text{m}$



- Die size:  $(2570 \pm 50) \times (2570 \pm 50)$
- Die height (including bumps):  $650 \pm 65$
- Bump diameter:  $315 \pm 50$
- Pitch:  $500 \pm 50$
- Weight: 9.2mg

### MARKING



- Bottom side (balls view): Pin A1 missing for die orientation
- Top side (balls underneath): see the marking on the left.

- YWW: Date code

### PACKING:

EMIF10-1K010F1 is delivered in Tape & Reel (7 inches reel); one Tape & Reel contains 5000 dice.

**Note:** More packing information are available in the application note AN1235: "Flip-Chip package description and recommendations for use"

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All rights reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany  
Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore  
Spain - Sweden - Switzerland - United Kingdom - United States.

<http://www.st.com>

